5133 41

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

pplication No.:

09/976,523

Filed:

October 12, 2001

Inventor(s):

Michael C. Dorsey

Title:

UTILIZING SLOW ASIC

LOGIC BIST TO PRESERVE TIMING **INTEGRITY ACROSS TIMING DOMAINS**

999999999999

Examiner:

Trimmings, J.

Group/Art Unit:

2133

Atty. Dkt. No:

5681-56300

Heter

I hereby certify that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail in an envelope addressed to Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on the date indicated below.

August 11, 2004

AMENDMENT; RESPONSE TO OFFICE ACTION OF May 12, 2004 RECEIVED

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

AUG 1 9 2004

Date

Technology Center 2100

Dear Sir:

This paper is submitted in response to the Office Action of May 12, 2004, to further highlight why the application is in condition for allowance.

Please amend the case as listed below.